"Design for ReRAM-based main-memory architectures."

Meenatchi Jagasivamani et al. (2019)

> Home

Details and statistics

DOI: 10.1145/3357526.3357561

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/memsys/JagasivamaniWSK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/memsys/JagasivamaniWSK19
Meenatchi Jagasivamani, Candace Walden, Devesh Singh, Luyi Kang, Shang Li, Mehdi Asnaashari, Sylvain Dubois, Donald Yeung, Bruce L. Jacob:
Design for ReRAM-based main-memory architectures. MEMSYS 2019: 342-350

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.