"An extendable global clock high-speed binary counter compatible to the ..."

Sarang Kazeminia, Maryam Ghafoorzadeh, Faeze Noruzpur (2017)

> Home

Details and statistics

DOI: 10.23919/MIXDES.2017.8005187

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mixdes/KazeminiaGN17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mixdes/KazeminiaGN17
Sarang Kazeminia, Maryam Ghafoorzadeh, Faeze Noruzpur:
An extendable global clock high-speed binary counter compatible to the FPGA CLBs. MIXDES 2017: 220-223

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.