"Clock Signal Phase Alignment System for Daisy Chained Integrated Circuits."

Andrzej A. Wojciechowski, Krzysztof Marcinek, Witold A. Pleskacz (2022)

> Home

Details and statistics

DOI: 10.23919/MIXDES55591.2022.9837958

access: closed

type: Conference or Workshop Paper

metadata version: 2022-08-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mixdes/WojciechowskiMP22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mixdes/WojciechowskiMP22
Andrzej A. Wojciechowski, Krzysztof Marcinek, Witold A. Pleskacz:
Clock Signal Phase Alignment System for Daisy Chained Integrated Circuits. MIXDES 2022: 89-92

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.