"An address generator approach to the hardware implementation of a scalable ..."

Agenor Polo et al. (2012)

> Home

SPARQL queries

Details and statistics

DOI: 10.1109/MWSCAS.2012.6292149

access: closed

type: Conference or Workshop Paper

metadata version: 2022-11-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mwscas/PoloJMR12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mwscas/PoloJMR12
Agenor Polo, Manuel Jiménez, David Marquez, Domingo Rodríguez:
An address generator approach to the hardware implementation of a scalable Pease FFT core. MWSCAS 2012: 832-835

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.