"A 1.8mW 450-900MHz ±15ps period jitter programmable multi-output ..."

Bhavin Odedara et al. (2017)

> Home

Details and statistics

DOI: 10.1109/NORCHIP.2017.8124955

access: closed

type: Conference or Workshop Paper

metadata version: 2018-03-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/norchip/OdedaraBGRRZ17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/norchip/OdedaraBGRRZ17
Bhavin Odedara, Srikanth Bojja, Nitin Gupta, Igor Rapoport, Tony Ross, Alik Zelichenok:
A 1.8mW 450-900MHz ±15ps period jitter programmable multi-output clock generator with high supply noise tolerance in 28-nm CMOS process. NORCAS 2017: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.