"Reducing CPU Power Consumption for Low-Latency SSDs."

Satoshi Imamura, Eiji Yoshida (2018)

> Home

Details and statistics

DOI: 10.1109/NVMSA.2018.00021

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/nvmsa/ImamuraY18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/nvmsa/ImamuraY18
Satoshi Imamura, Eiji Yoshida:
Reducing CPU Power Consumption for Low-Latency SSDs. NVMSA 2018: 79-84

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.