"Efficient multiplier-free FPGA demonstration of polar-domain ..."

Alex Tolmachev et al. (2013)

> Home

Details and statistics

DOI: 10.1364/OFC.2013.OM2C.8

access: closed

type: Conference or Workshop Paper

metadata version: 2024-09-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ofc/TolmachevTMSN13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ofc/TolmachevTMSN13
Alex Tolmachev, Igor Tselniker, Maxim Meltsin, Itzik Sigron, Moshe Nazarathy:
Efficient multiplier-free FPGA demonstration of polar-domain multi-symbol-delay-detector (MSDD) for high performance phase recovery of 16-QAM. OFC/NFOEC 2013: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.