"Word2Vec FPGA Accelerator Based on Spatial and Temporal Parallelism."

Hasitha Muthumala Waidyasooriya, Shutaro Ishihara, Masanori Hariyama (2022)

> Home

Details and statistics

DOI: 10.1007/978-3-031-29927-8_6

access: closed

type: Conference or Workshop Paper

metadata version: 2023-05-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/pdcat/WaidyasooriyaIH22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/pdcat/WaidyasooriyaIH22
Hasitha Muthumala Waidyasooriya, Shutaro Ishihara, Masanori Hariyama:
Word2Vec FPGA Accelerator Based on Spatial and Temporal Parallelism. PDCAT 2022: 69-77

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.