"A common FPGA based synchronizer architecture for Hiperlan/2 and IEEE ..."

Ma José Canet et al. (2004)

Details and statistics

DOI: 10.1109/PIMRC.2004.1370927

access: closed

type: Conference or Workshop Paper

metadata version: 2017-07-12

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.