"Design of ferroresonance suppression circuit for capacitive voltage ..."

Jan Izykowski et al. (2016)

> Home

Details and statistics

DOI: 10.1109/PSCC.2016.7541021

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/pscc/IzykowskiRPS16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/pscc/IzykowskiRPS16
Jan Izykowski, Eugeniusz Rosolowski, Piotr Pierz, Murari M. Saha:
Design of ferroresonance suppression circuit for capacitive voltage transformer - analytical approach supported by simulation. PSCC 2016: 1-7

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.