"AES Hardware Implementation Based on FPGA with Improved Throughput."

Andreea Cristina Suiu Cristea, Alexandra Balan (2022)

> Home

Details and statistics

DOI: 10.1007/978-3-031-17091-1_5

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/rev/CristeaB22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rev/CristeaB22
Andreea Cristina Suiu Cristea, Alexandra Balan:
AES Hardware Implementation Based on FPGA with Improved Throughput. REV 2022: 41-50

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.