"Generating Core in Rough Set Theory: Design and Implementation on FPGA."

Maciej Kopczynski, Tomasz Grzes, Jaroslaw Stepaniuk (2014)

> Home

Details and statistics

DOI: 10.1007/978-3-319-08729-0_20

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/rseisp/KopczynskiGS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rseisp/KopczynskiGS14
Maciej Kopczynski, Tomasz Grzes, Jaroslaw Stepaniuk:
Generating Core in Rough Set Theory: Design and Implementation on FPGA. RSEISP 2014: 209-216

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.