"Latency-driven Optimization of Switching Pipeline Design in Network Chips."

Jiale Chen et al. (2022)

> Home

Details and statistics

DOI: 10.1109/RTSS55097.2022.00037

access: closed

type: Conference or Workshop Paper

metadata version: 2023-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/rtss/ChenWRCXZF022
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rtss/ChenWRCXZF022
Jiale Chen, Xiaoqiang Wu, Debayan Roy, Hui Chen, Ping Xiang, Wenzhuo Zhang, Yuhong Feng, Wanli Chang:
Latency-driven Optimization of Switching Pipeline Design in Network Chips. RTSS 2022: 344-355

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.