"REDEFIS: a system with a redefinable instruction set processor."

Victor M. Goulart Ferreira et al. (2006)

> Home

Details and statistics

DOI: 10.1145/1150343.1150354

access: closed

type: Conference or Workshop Paper

metadata version: 2020-04-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sbcci/FerreiraGKMHM06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sbcci/FerreiraGKMHM06
Victor M. Goulart Ferreira, Lovic Gauthier, Takayuki Kando, Takuma Matsuo, Toshihiko Hashinaga, Kazuaki J. Murakami:
REDEFIS: a system with a redefinable instruction set processor. SBCCI 2006: 14-19

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.