"Hardware reduction methodology for 2-dimensional kurtotic fastica based on ..."

Amit Acharyya, Koushik Maharatna, Bashir M. Al-Hashimi (2009)

> Home

Details and statistics

DOI: 10.1109/SIPS.2009.5336227

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sips/AcharyyaMA09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sips/AcharyyaMA09
Amit Acharyya, Koushik Maharatna, Bashir M. Al-Hashimi:
Hardware reduction methodology for 2-dimensional kurtotic fastica based on algorithmic analysis and architectural symmetry. SiPS 2009: 069-074

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.