"Low-Latency Parallel Row-Layered Min-sum MDPC Decoder for McEliece ..."

Jiaxuan Cai, Xinmiao Zhang (2024)

> Home

Details and statistics

DOI: 10.1109/SIPS62058.2024.00034

access: closed

type: Conference or Workshop Paper

metadata version: 2024-12-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sips/Cai024
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sips/Cai024
Jiaxuan Cai, Xinmiao Zhang:
Low-Latency Parallel Row-Layered Min-sum MDPC Decoder for McEliece Cryptosystem. SiPS 2024: 147-152

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.