"FPGA implementation of a clockless stochastic LDPC decoder."

Chris Ceroici, Vincent C. Gaudet (2014)

> Home

Details and statistics

DOI: 10.1109/SIPS.2014.6986088

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sips/CeroiciG14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sips/CeroiciG14
Chris Ceroici, Vincent C. Gaudet:
FPGA implementation of a clockless stochastic LDPC decoder. SiPS 2014: 210-214

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.