"Multiple clock domain synchronization for network on chip architectures."

Jabulani Nyathi, Souradip Sarkar, Partha Pratim Pande (2007)

> Home

Details and statistics

DOI: 10.1109/SOCC.2007.4545477

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/socc/NyathiSP07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/NyathiSP07
Jabulani Nyathi, Souradip Sarkar, Partha Pratim Pande:
Multiple clock domain synchronization for network on chip architectures. SoCC 2007: 291-294

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.