"Using power gating techniques in area-array SoC floorplan design."

Chi-Yi Yeh et al. (2007)

Details and statistics

DOI: 10.1109/SOCC.2007.4545465

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

a service of  Schloss Dagstuhl - Leibniz Center for Informatics