"Chip-level integration: the new frontier for microprocessor architecture."

Jaime H. Moreno (2006)

> Home

Details and statistics

DOI: 10.1145/1148109.1148165

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/spaa/Moreno06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/spaa/Moreno06
Jaime H. Moreno:
Chip-level integration: the new frontier for microprocessor architecture. SPAA 2006: 328

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.