"Generic High-Speed Design with Low-Area Implementations of Statistical ..."

Mouhamad Chehaitly et al. (2024)

> Home

Details and statistics

DOI: 10.1109/SYNASC65383.2024.00024

access: closed

type: Conference or Workshop Paper

metadata version: 2025-07-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/synasc/ChehaitlyQVC24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/synasc/ChehaitlyQVC24
Mouhamad Chehaitly, Jorge Querol, Praveen Vummadisetty, Symeon Chatzinotas:
Generic High-Speed Design with Low-Area Implementations of Statistical Operations Based on an FPGA Device. SYNASC 2024: 68-73

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.