"Efficient Bit-Level Model Reductions for Automated Hardware Verification."

Sergey Tverdyshev, Eyad Alkassar (2008)

Details and statistics

DOI: 10.1109/TIME.2008.11

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.