"A 6.4 Gb/s source synchronous receiver core with variable offset equalizer ..."

Kunzhi Yu et al. (2013)

> Home

Details and statistics

DOI: 10.1109/VLDI-DAT.2013.6533835

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi-dat/YuZHXWZW13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi-dat/YuZHXWZW13
Kunzhi Yu, Xuqiang Zheng, Ke Huang, Xuan Ma, Ziqiang Wang, Chun Zhang, Zhihua Wang:
A 6.4 Gb/s source synchronous receiver core with variable offset equalizer in 65nm CMOS. VLSI-DAT 2013: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.