"4×4-bit array two phase clocked adiabatic static CMOS logic ..."

Nazrul Anuar, Yasuhiro Takahashi, Toshikazu Sekine (2010)

> Home

Details and statistics

DOI: 10.1109/VLSISOC.2010.5642688

access: closed

type: Conference or Workshop Paper

metadata version: 2019-12-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/AnuarTS10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/AnuarTS10
Nazrul Anuar, Yasuhiro Takahashi, Toshikazu Sekine:
4×4-bit array two phase clocked adiabatic static CMOS logic multiplier with new XOR. VLSI-SoC 2010: 364-368

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.