"Energy impact in the design space exploration of loop buffer schemes in ..."

Antonio Artés et al. (2013)

> Home

Details and statistics

DOI: 10.1109/VLSI-SOC.2013.6673278

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/ArtesAFRC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/ArtesAFRC13
Antonio Artés, José Luis Ayala, Robert Fasthuber, Praveen Raghavan, Francky Catthoor:
Energy impact in the design space exploration of loop buffer schemes in embedded systems. VLSI-SoC 2013: 216-221

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.