"A Signal-Integrity Aware ATPG Flow to Generate High-Quality Patterns for ..."

Anu Asokan (2022)

> Home

Details and statistics

DOI: 10.1109/VLSI-SOC54400.2022.9939635

access: closed

type: Conference or Workshop Paper

metadata version: 2022-11-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/Asokan22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/Asokan22
Anu Asokan:
A Signal-Integrity Aware ATPG Flow to Generate High-Quality Patterns for Testing System-on-Chip Designs. VLSI-SoC 2022: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.