"Validation of asynchronous circuit specifications using IF/CADP."

Dominique Borrione et al. (2003)

> Home

SPARQL queries

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2013-09-10

- no documents available
- export record
  dblp key:
  - conf/vlsi/BorrioneBMRS03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/BorrioneBMRS03
Dominique Borrione, Menouer Boubekeur, Laurent Mounier, Marc Renaudin, Antoine Siriani:
Validation of asynchronous circuit specifications using IF/CADP. VLSI-SOC 2003: 86-91

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.