"Layout Considerations of Logic Designs Using an N-layer 3D Nanofabric ..."

Edouard Giacomin et al. (2020)

> Home

Details and statistics

DOI: 10.1109/VLSI-SOC46417.2020.9344089

access: closed

type: Conference or Workshop Paper

metadata version: 2021-02-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/GiacominBRCG20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/GiacominBRCG20
Edouard Giacomin, Jürgen Bömmels, Julien Ryckaert, Francky Catthoor, Pierre-Emmanuel Gaillardon:
Layout Considerations of Logic Designs Using an N-layer 3D Nanofabric Process Flow. VLSI-SOC 2020: 34-39

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.