"A design workflow for dynamically reconfigurable multi-FPGA systems."

Alessandro Panella et al. (2010)

> Home

Details and statistics

DOI: 10.1109/VLSISOC.2010.5642697

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/PanellaSRCS10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/PanellaSRCS10
Alessandro Panella, Marco D. Santambrogio, Francesco Redaelli, Fabio Cancare, Donatella Sciuto:
A design workflow for dynamically reconfigurable multi-FPGA systems. VLSI-SoC 2010: 414-419

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.