"Design space exploration of row buffer architecture for phase change ..."

Jaehyun Park, Donghwa Shin, Hyung Gyu Lee (2015)

> Home

Details and statistics

DOI: 10.1109/VLSI-SOC.2015.7314400

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/ParkSL15a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/ParkSL15a
Jaehyun Park, Donghwa Shin, Hyung Gyu Lee:
Design space exploration of row buffer architecture for phase change memory with LPDDR2-NVM interface. VLSI-SoC 2015: 104-109

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.