"Conclusively verifying clock-domain crossings in very large hardware designs."

Guillaume Plassan et al. (2016)

> Home

Details and statistics

DOI: 10.1109/VLSI-SOC.2016.7753555

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/PlassanPMRSB16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/PlassanPMRSB16
Guillaume Plassan, Hans-Jörg Peter, Katell Morin-Allory, Fahim Rahim, Shaker Sarwary, Dominique Borrione:
Conclusively verifying clock-domain crossings in very large hardware designs. VLSI-SoC 2016: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.