


default search action
"High Speed Area Efficient Multi-resolution 2-D 9/7 filter DWT Processor."
Senthamaraikannan Raghunath, Syed Mahfuzul Aziz (2006)
- Senthamaraikannan Raghunath, Syed Mahfuzul Aziz
:
High Speed Area Efficient Multi-resolution 2-D 9/7 filter DWT Processor. VLSI-SoC 2006: 210-215

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.