"Performance-driven SRAM macro design with parameterized cell considering ..."

Yu Zhang et al. (2013)

> Home

Details and statistics

DOI: 10.1109/VLSI-SOC.2013.6673268

access: closed

type: Conference or Workshop Paper

metadata version: 2023-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/ZhangCDLN13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/ZhangCDLN13
Yu Zhang, Gong Chen, Qing Dong, Mingyu Li, Shigetoshi Nakatake:
Performance-driven SRAM macro design with parameterized cell considering layout-dependent effects. VLSI-SoC 2013: 156-161

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.