"All-Digital Closed-Loop Unified Retention/Wake-Up Clamp in a 10nm 4-Core ..."

Charles Augustine et al. (2021)

> Home

Details and statistics

DOI: 10.23919/VLSICIRCUITS52068.2021.9492376

access: closed

type: Conference or Workshop Paper

metadata version: 2023-10-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/AugustineAMORSM21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/AugustineAMORSM21
Charles Augustine, A. Afzal, U. Misgar, Abdullah A. Owahid, A. Raman, K. Subramanian, Feroze Merchant, James W. Tschanz, Muhammad M. Khellah:
All-Digital Closed-Loop Unified Retention/Wake-Up Clamp in a 10nm 4-Core x86 IP. VLSI Circuits 2021: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.