"A 2.8GHz 128-entry × 152b 3-read/2-write multi-precision ..."

Steven Hsu et al. (2012)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2012.6243818

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/HsuAAKMSKB12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/HsuAAKMSKB12
Steven Hsu, Amit Agarwal, Mark A. Anders, Himanshu Kaul, Sanu Mathew, Farhana Sheikh, Ram Krishnamurthy, Shekhar Borkar:
A 2.8GHz 128-entry × 152b 3-read/2-write multi-precision floating-point register file and shuffler in 32nm CMOS. VLSIC 2012: 118-119

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.