"A 14b 750MS/s DAC in 20nm CMOS with <-168dBm/Hz noise floor beyond ..."

Sang Min Lee et al. (2015)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2015.7231251

access: closed

type: Conference or Workshop Paper

metadata version: 2023-08-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/LeeSTKMSSKB15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/LeeSTKMSSKB15
Sang Min Lee, Dongwon Seo, Shahin Mehdizad Taleie, Derui Kong, Michael Joseph McGowan, Tongyu Song, Ganesh R. Saripalli, Jenny Kuo, Seyfi S. Bazarjani:
A 14b 750MS/s DAC in 20nm CMOS with <-168dBm/Hz noise floor beyond Nyquist and 79dBc SFDR utilizing a low glitch-noise hybrid R-2R architecture. VLSIC 2015: 164-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.