"A 224 PW 260 PPM/°C Gate-Leakage-Based Timer for Ultra-Low Power ..."

Jongyup Lim et al. (2018)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2018.8502374

access: closed

type: Conference or Workshop Paper

metadata version: 2020-12-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/LimJSYMKBS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/LimJSYMKBS18
Jongyup Lim, Tae-Kwang Jang, Mehdi Saligane, Makoto Yasuda, Satoru Miyoshi, Masaru Kawaminami, David T. Blaauw, Dennis Sylvester:
A 224 PW 260 PPM/°C Gate-Leakage-Based Timer for Ultra-Low Power Sensor Nodes with Second-Order Temperature Dependency Cancellation. VLSI Circuits 2018: 117-118

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.