"A 7nm 4GHz Arm®-core-based CoWoS® Chiplet ..."

Mu-Shan Lin et al. (2019)

> Home

Details and statistics

DOI: 10.23919/VLSIC.2019.8778161

access: closed

type: Conference or Workshop Paper

metadata version: 2025-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/LinHTTHCHHCGFRL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/LinHTTHCHHCGFRL19
Mu-Shan Lin, Tze-Chiang Huang, Chien-Chun Tsai, King-Ho Tam, Kenny Cheng-Hsiang Hsieh, Tom Chen, Wen-Hung Huang, Jack Hu, Yu-Chi Chen, Sandeep Kumar Goel, Chin-Ming Fu, Stefan Rusu, Chao-Chieh Li, Sheng-Yao Yang, Mei Wong, Shu-Chun Yang, Frank Lee:
A 7nm 4GHz Arm^®-core-based CoWoS^® Chiplet Design for High Performance Computing. VLSI Circuits 2019: 28-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.