"A Ternary Based Bit Scalable, 8.80 TOPS/W CNN accelerator with Many-core ..."

Shunsuke Okumura et al. (2019)

> Home

Details and statistics

DOI: 10.23919/VLSIC.2019.8778187

access: closed

type: Conference or Workshop Paper

metadata version: 2019-08-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/OkumuraYHN19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/OkumuraYHN19
Shunsuke Okumura, Makoto Yabuuchi, Kenichiro Hijioka, Koichi Nose:
A Ternary Based Bit Scalable, 8.80 TOPS/W CNN accelerator with Many-core Processing-in-memory Architecture with 896K synapses/mm². VLSI Circuits 2019: 248-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.