"Temperature and Process Variations Aware Power Gating of Functional Units."

Deepa Kannan et al. (2008)

> Home

Details and statistics

DOI: 10.1109/VLSI.2008.83

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/KannanSMBV08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/KannanSMBV08
Deepa Kannan, Aviral Shrivastava, Vipin Mohan, Sarvesh Bhardwaj, Sarma B. K. Vrudhula:
Temperature and Process Variations Aware Power Gating of Functional Units. VLSI Design 2008: 515-520

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.