"A Methodology for Architecture Synthesis of Cascaded IIR Filters on TLU FPGAs."

G. N. Rathna, S. K. Nandy, K. Parthasarathy (1994)

> Home

Details and statistics

DOI: 10.1109/ICVD.1994.282690

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/RathnaNP94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/RathnaNP94
G. N. Rathna, S. K. Nandy, K. Parthasarathy:
A Methodology for Architecture Synthesis of Cascaded IIR Filters on TLU FPGAs. VLSI Design 1994: 225-228

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.