"Precision Clock Generation with Reference Clock Loss Tolerant Dynamic ..."

Pikul Sarkar et al. (2025)

> Home

Details and statistics

DOI: 10.1109/VLSID64188.2025.00107

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsid/SarkarGAOS25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/SarkarGAOS25
Pikul Sarkar, Nitin Gupta, Pallat Aravind, Bhavin Odedara, Dror Shahar:
Precision Clock Generation with Reference Clock Loss Tolerant Dynamic Tuning to Enable Crystal Less SSD. VLSID 2025: 552-557

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.