"Test Planning for Core-based 3D Stacked ICs with Through-Silicon Vias."

Breeta SenGupta, Urban Ingelsson, Erik Larsson (2012)

> Home

Details and statistics

DOI: 10.1109/VLSID.2012.111

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/SenGuptaIL12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/SenGuptaIL12
Breeta SenGupta, Urban Ingelsson, Erik Larsson:
Test Planning for Core-based 3D Stacked ICs with Through-Silicon Vias. VLSI Design 2012: 442-447

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.