"Analysis of voltage- and clock-scaling-induced timing errors in stochastic ..."

Isaac Perez-Andrade et al. (2013)

> Home

Details and statistics

DOI: 10.1109/WCNC.2013.6555268

access: closed

type: Conference or Workshop Paper

metadata version: 2019-06-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/wcnc/Perez-AndradeZMAH13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/wcnc/Perez-AndradeZMAH13
Isaac Perez-Andrade, Xin Zuo, Robert G. Maunder, Bashir M. Al-Hashimi, Lajos Hanzo:
Analysis of voltage- and clock-scaling-induced timing errors in stochastic LDPC decoders. WCNC 2013: 4293-4298

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.