"Design of 12bit 100MHz Sample and Hold circuit for pipeline ADC."

Hao Zheng, Xiangning Fan, Yutao Sun (2011)

> Home

Details and statistics

DOI: 10.1109/WCSP.2011.6096709

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/wcsp/ZhengFS11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/wcsp/ZhengFS11
Hao Zheng, Xiangning Fan, Yutao Sun:
Design of 12bit 100MHz Sample and Hold circuit for pipeline ADC. WCSP 2011: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.