"High density bit-serial FPGA with LUT embedding shift register function."

Tsuyoshi Isshiki et al. (2002)
a service of Schloss Dagstuhl - Leibniz Center for Informatics