default search action
"A 3.5/7.0/14-Gb/s multi-rate clock and data recovery circuit with a ..."
Ki-Hyun Pyun, Dae Hyun Kwon, Woo-Young Choi (2016)
- Ki-Hyun Pyun, Dae Hyun Kwon, Woo-Young Choi:
A 3.5/7.0/14-Gb/s multi-rate clock and data recovery circuit with a multi-mode rotational binary phase detector. APCCAS 2016: 327-329
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.