"A 32kB secure cache memory with dynamic replacement mapping in 65nm bulk CMOS."

Burak Erbagci et al. (2015)

Details and statistics

DOI: 10.1109/ASSCC.2015.7387501

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics