default search action
"Efficient transistor-level timing yield estimation via line sampling."
Hiromitsu Awano, Takashi Sato (2016)
- Hiromitsu Awano, Takashi Sato:
Efficient transistor-level timing yield estimation via line sampling. DAC 2016: 115:1-115:6
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.