"A 25Gb/s low noise 65nm CMOS receiver tailored to 100GBASE-LR4."

Dan Li et al. (2012)

Details and statistics

DOI: 10.1109/ESSCIRC.2012.6341298

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

a service of  Schloss Dagstuhl - Leibniz Center for Informatics